

HIL Evaluation of Power Flow Control Strategies for Energy Storage Connected to Smart Grid Under Unbalanced Conditions

Zoran R. Ivanović, *Member, IEEE*, Evgenije M. Adžić, *Member, IEEE*, Marko S. Vekić, *Member, IEEE*, Stevan U. Grabić, *Member, IEEE*, Nikola L. Čelanović, *Member, IEEE*, and Vladimir A. Katić, *Senior Member, IEEE*

Abstract—This paper proposes two power flow control algorithms for a grid-connected voltage source converter used as part of the energy storage for a smart grid under unbalanced voltage conditions. Both algorithms are improvements of the dual vector current control algorithm (DVCC). The first proposed algorithm, DVCC_CL, optimizes the method of limiting phase currents for the duration of voltage unbalance. The second proposed algorithm, DVCC_HB, provides high bandwidth control of active and reactive power. Which of the two proposed algorithms is the better choice depends on the grid code requirements and the constraints imposed by the particular energy storage system which the inverter connects to the grid. The operation of both algorithms was verified within the framework of an ultralow-latency hardware-in-the-loop emulator, which makes accurate analysis of converter behavior safe and easy for any grid conditions.

Index Terms—Current control, energy storage, hardware-in-the-loop (HIL), power control, power quality, smart grid.

I. INTRODUCTION

THE need to integrate ever more renewable energy sources into the power grid requires ever more software to control and stabilize the grid at all levels. Such an intelligent grid is often called the smart grid [1]–[3]. One of the key components of the smart grid is energy storage which is required to help stabilize grids having a high percentage of variable, noncontrollable energy sources such as wind or solar [4]–[6]. Inclusion of storage in the distributed generation system provides the network operators with the ability to stabilize the energy supply from its variable sources [7], [8]. There is a variety of technologies that can be used to store energy: ultracapacitors, flywheels, pumped hydro, fuel cells, batteries, etc. [7]. What all those technologies have in common is the need for a controllable power electronics (PEs) interface to the grid [9], [10]. This is most often realized




Fig. 1. VSC interface between an energy storage element and the “Smart grid.”

in the form of a voltage source converter (VSC) as shown in Fig. 1.

One very important topic and the focus of this paper is the optimization of the control strategy for such a converter under unbalanced grid-voltage sags, which are quite common, particularly on weak grids. With a clever control strategy, such smart energy storage elements could play an important role in supporting the grid during faults by injecting optimal amounts of active and reactive power.

Voltage sags caused by network faults introduce negative-sequence grid voltage and current components. The control and operation of a grid-connected VSC under these circumstances have been widely investigated in the literature [11]–[22]. There are many grid codes which require grid support by active and reactive power injection during the fault in the event of voltage sags. However, specific requirements depend on the specific characteristics of each power system and the protection method employed. As a consequence of unbalanced conditions, oscillating components at twice grid frequency in both the active and reactive powers, as well as in the dc-link voltage, can appear [12], [13]. Song and Nam [12] proposed a dual-vector current controller (DVCC) to achieve robust operation of the VSC under generalized unbalanced input conditions. It is based on the separate regulation of positive and negative sequence components, allowing the delivery of a flattened active power to the grid, while suppressing oscillations at twice grid frequency and maintaining the desired average power factor. However, during severe voltage sags, there is no control over the line currents’ magnitudes, so they could reach values several times higher than nominal. In order to overcome this undesirable effect, a modified DVCC with grid-current limitation [14] and output-power reduction [15] was proposed. The drawbacks of all these solutions are their inability to eliminate reactive power oscillations at twice grid frequency altogether with active power oscillations.

Manuscript received September 6, 2011; revised December 31, 2011; accepted January 4, 2012. Date of current version June 20, 2012. This work was supported by the Ministry of Education and Science of Republic of Serbia through Project III 42004. Recommended for publication by Associate Editor S. K. Mazumder.

Z. R. Ivanović, E. M. Adžić, M. S. Vekić, S. U. Grabić, and V. A. Katić are with the Faculty of Technical Sciences, University of Novi Sad, 21000 Novi Sad, Serbia (e-mail: zorani@uns.ac.rs; evgenije@uns.ac.rs; vekmar@uns.ac.rs; grabics@uns.ac.rs; katav@uns.ac.rs).

N. L. Čelanović is with Typhoon HIL, 5400 Baden, Switzerland, and also with the Department of Power Electronics and Motor Drives, University of Novi Sad, 21000 Novi Sad, Serbia (e-mail: nfc@tphoon-hil.ch).

Digital Object Identifier 10.1109/TPEL.2012.2184772

Furthermore, all previous solutions required antiresonant or notch filters in closed control loops to obtain symmetrical components [11]–[15]. Antiresonant filter introduces nonrational transfer function as it leads to phase delay of the input signal [16]. A notch filter for this application usually has a second-order transfer function and can cause a large phase jump at the set frequency. Therefore, the use of these filters entails poor dynamic response, low controller bandwidth, and complicated controller-gain settings.

Suh and colleagues [16], [17] proposed a control strategy using dual current regulators with oscillating reference signals. They introduced a resonant-gain path to eliminate errors due to ac components. Similar techniques have been used in [18]–[26], but the problem with these approaches is the slow transient response at startup, especially in cases of severe voltage sags [27]. In addition, they are unable to simultaneously suppress oscillations in active and reactive power, which could be required in certain conditions.

This paper proposes two control schemes to solve power quality problems in energy storage-supported smart grids in cases of grid disturbances. The first one proposes an improvement in the calculation of the current references for a modified DVCC strategy with imposed current limitation. The second control scheme proposes an instantaneous active and reactive power control without filtering in the control loops. The advantages of the proposed control algorithms are high controller bandwidth and decoupled control of active and reactive power which, unlike the method in [14], exhibits no time-varying components. The side effect, however, is a nonsinusoidal grid-current waveform for the duration of unbalanced grid voltage.

A. Issue in Hardware-in-the-Loop Emulation of PEs Systems

Tests on energy storage-supported smart grids are difficult and costly to carry out on real systems due to the high power rating of the hardware, system complexity, difficulty associated with emulating grid disturbances, and the impracticability of disconnecting parts of a system for longer periods of time [28], [29]. The alternatives to final system testing are to either build a small-scale prototype [30], which is time consuming to setup, inflexible, labor intensive to use, and expensive, or to use hardware-in-the-loop (HIL) rapid prototyping simulation tools. HIL emulation refers to a system in which parts of a real system are replaced by a real-time emulation platform [31], [32]. A mathematical model representing the real hardware has to be detailed enough to truly represent any transients or faults in a real system. PE devices comprise a number of switches controlled on a small time scale. Switching behavior makes these circuits highly nonlinear. For these reasons, very tiny simulation time steps are required to reach acceptable levels of accuracy [33].

With conventional, off-the-shelf computers, it is very difficult to achieve small simulation time steps because solving methods are usually not optimized for PE applications and input/output (I/O) communication latencies are unacceptably high [34]–[36]. Only field-programmable gate-array (FPGA) technology can provide simultaneously the combination of ultralow latency (ULL) and massively paralleled processing




Fig. 2. PEs model abstraction.

required by a digital HIL emulator for PE designs [37]–[39]. An FPGA processor can be specifically tailored for the particular application to boost the performance of contemporary HIL simulators [40], [41]. However, the main problem is that developing simulation models on FPGAs requires extensive knowledge of digital design, computer architecture design, FPGA design and verification tool-chains, as well as a detailed understanding of PE modeling techniques. Still, the potential of FPGA technology has been recognized and solutions based on this technology are actively studied [42].

In this paper a universal, ULL HIL platform was used to evaluate the ability of the proposed algorithms to meet grid-code requirements in severely unbalanced grid conditions [43]. The entire hardware is emulated in real time on an FPGA platform with a fixed simulation time step of $1 \mu\text{s}$. ULL enables high accuracy and much better transient response compared with other commercially available emulation platforms. The real-time simulator interacts with the controller via a low-latency I/O interface board. The control algorithm is realized using a control platform based on the TMS320F2812 DSP.

II. HYBRID DYNAMIC-SYSTEM MODELING

PE systems are inherently nonlinear switched circuits where the control of power flow is achieved with precisely timed switching events [44]. The block diagram of a PE converter is shown in Fig. 2. The combination of continuous time dynamics (continuous-time state-space) and discrete events (finite automaton) that PE exhibits lends itself naturally to a hybrid system modeling approach. This motivated us to adopt the modeling framework based on generalized hybrid automaton (GHA) with piecewise linear continuous dynamics. PE circuits (grid-side inverter supported by energy storage) are represented with passive elements (R , L and C), piecewise linear switches, a controlled current source and independent voltage sources that yield




Fig. 3. Processor architecture.

a piecewise linear state-space representation, as shown in Fig. 2 and set of matrix (1) and (2)

$$\dot{x}(t) = A_{q_i} \dot{x}(t) + B_{q_i} u(t) \quad (1)$$

$$y(t) = C_{q_i} x(t) + D_{q_i} u(t) \quad (2)$$

where $x(t)$ is the continuous state-space vector, $y(t)$ is the output vector, and $u(t)$ is the input vector. A_{q_i} and B_{q_i} are state-space matrices.

Any discrete state of the circuit belongs to a finite set $Q = \{q_1 \dots q_m\}$ that further defines given the state-space representation. Every discrete state q_i , therefore, has a unique dynamic behavior that we call mode m_{q_i} . In addition, each discrete transition $e \in (q_i, q_k)$ has an assigned vector of switching signals g . Since not all the discrete state-to-state transitions are possible, the collection of allowable discrete transitions is predefined [43].

A. Computational Platform Tailored for the Hybrid System

In order to take full advantage of the simulation approach, a computational platform was proposed that can compute GHA models in real time with predictable timing and good fidelity. The strict real-time requirements translate into the need for ultra-high speed, deterministic, and time-predictable model computation, memory management, and I/O communication latency.

In order to satisfy all of the aforementioned requirements, we developed a new processor architecture, illustrated in Fig. 3, and explained in detail in [43].

The digital processor comprises an array of standard processing cells (SPC) which can be thought of as GHA application-specific processor cores. Each SPC is fully programmable and solves a GHA submodel up to a parameterized level of complexity in terms of number of switches and number of passive storage elements. All SPC units operate synchronously and in parallel, each accessing its individual memory resources. The communication that is not latency critical, such as connection to the external PC, is implemented with a dedicated control, configuration, and read-back bus.




Fig. 4. Phase voltages in original and synchronously rotating reference frame.

III. MATHEMATICAL DESCRIPTION OF VOLTAGE SOURCE INVERTER UNDER UNBALANCED GRID VOLTAGES

When grid disturbances, such as voltage sags, phase jumps, or amplitude variations occur, the system voltages and currents could be represented by their positive and negative sequence components. Therefore, an unbalanced system of the three phase voltages (u_a, u_b, u_c) could be represented with its positive ($u_{dq}^p = u_d^p + j u_q^p$) and negative sequence ($u_{dq}^n = u_d^n + j u_q^n$) components, as given by

$$u_{\alpha\beta} = e^{j\omega t} u_{dq}^p + e^{-j\omega t} u_{dq}^n \quad (3)$$

where $u_{\alpha\beta} = \sqrt{2/3} (u_a + u_b e^{j2\pi/3} + u_c e^{-j2\pi/3})$ is the grid voltage vector expressed in the stationary reference frame (using a power-invariant transformation) and ω is the angular grid frequency. In the same manner, unbalanced grid currents also appear and they could be represented in terms of positive and negative sequence current components, similar to (3)

$$i_{\alpha\beta} = e^{j\omega t} i_{dq}^p + e^{-j\omega t} i_{dq}^n \quad (4)$$

where ($i_{dq}^p = i_d^p + j i_q^p$) and ($i_{dq}^n = i_d^n + j i_q^n$).

One case of unbalanced grid voltages in the original and synchronously rotating reference frame is shown in Fig. 4. It should be noted that in the positive sequence reference frame, a positive component appears as dc, whereas a negative component oscillates at twice the grid frequency. In the negative reference frame, it is the opposite, which is explained thoroughly in [12].

The representation of a two-level VSC, used as an interface in energy storage applications, could be described by differential (5) in the stationary reference frame

$$v_{\alpha\beta} = u_{\alpha\beta} + L \frac{di_{\alpha\beta}}{dt} + R i_{\alpha\beta} \quad (5)$$

where R is grid resistance, L is grid inductance and

$$v_{\alpha\beta} = \sqrt{\frac{2}{3}} (v_a + v_b e^{j2\pi/3} + v_c e^{-j2\pi/3}) \quad (6)$$

$$i_{\alpha\beta} = \sqrt{\frac{2}{3}} (i_a + i_b e^{j2\pi/3} + i_c e^{-j2\pi/3}) \quad (7)$$

where $v_{\alpha\beta}$ and $i_{\alpha\beta}$ denote the converter pole voltages and line currents, respectively.




Fig. 5. VSC control using DVCC_CL.

Equation (5) can now be transformed and decomposed into two parts in the positive and negative synchronous rotating reference frames, respectively, as shown in the following equations [12]:

$$v_{dq}^p = L \frac{di_{dq}^p}{dt} + Ri_{dq}^p + j\omega L i_{dq}^p + u_{dq}^p \quad (8)$$

$$v_{dq}^n = L \frac{di_{dq}^n}{dt} + Ri_{dq}^n - j\omega L i_{dq}^n + u_{dq}^n \quad (9)$$

With regard to this, instantaneous apparent power could be expressed as

$$s = u_{\alpha\beta} i_{\alpha\beta}^* = p(t) + jq(t) \quad (10)$$

where active power $p(t)$ and reactive power $q(t)$ are

$$p(t) = P_0 + P_{c2} \cos(2\omega t) + P_{s2} \sin(2\omega t) \quad (11)$$

$$q(t) = Q_0 + Q_{c2} \cos(2\omega t) + Q_{s2} \sin(2\omega t). \quad (12)$$

Terms P_0 and Q_0 designate the value of the average power, while P_{c2} , P_{s2} , Q_{c2} , and Q_{s2} are the magnitudes of the power oscillations caused by the unbalance. Detailed expressions for all six terms are given in [12].

IV. MODIFIED DVCC WITH CURRENT LIMITATION

Song and Nam recommended the DVCC to achieve robust operation of a VSC under unbalanced grid-voltage conditions [12]. Its core is the regulation of positive and negative sequence components, allowing the transfer of active power to the grid at grid frequency, while suppressing the oscillations at twice grid frequency and maintaining the desired average power factor.

A conventional DVCC cannot be implemented under extreme voltage conditions [17]. For severe voltage sags, grid currents could reach unacceptably high values, several times higher than the nominal value. For reliability and converter protection reasons, this should not be permitted. Therefore, the modified DVCC with imposed current limitation (DVCC_CL) is recommended [14]. The control structure of such an improved system is shown in Fig. 5.

The three-phase grid voltages and currents are measured and transformed into a stationary ($\alpha\beta$) and a synchronously rotating reference frame dq . As in a conventional DVCC, it is necessary to regulate both positive and negative sequence components, which are obtained by applying the transformation of rotation in both directions. Due to the fact that a conventional DVCC operates with dc signals only, an antiresonant filter is used in order to extract the sequence components [14], [24]. Likewise, the filtered dq components of voltage are needed in the current reference calculation block.

The current controller (DVCC) used here consists of a pair of PI controllers that control the positive and negative sequence components separately and are implemented in two different rotating reference frames. Details about the controllers and the extraction of sequence components can be found in [12] and [14].

In order to generate the proper current references, we should consider the following equation:

$$\begin{bmatrix} I_{\text{GRID}}^2 \\ Q_0 \\ P_{c2} \\ P_{s2} \end{bmatrix} = \begin{bmatrix} I_{\text{LIM}}^2 \\ 0 \\ 0 \\ 0 \end{bmatrix} = \begin{bmatrix} i_d^{pf*} & i_q^{pf*} & i_d^{nf*} & i_q^{nf*} \\ u_q^{pf} & -u_d^{pf} & u_q^{nf} & -u_d^{nf} \\ u_q^{nf} & -u_d^{nf} & -u_q^{pf} & u_d^{pf} \\ u_d^{nf} & u_q^{nf} & u_d^{pf} & u_q^{pf} \end{bmatrix} \times \begin{bmatrix} i_d^{pf*} \\ i_q^{pf*} \\ i_d^{nf*} \\ i_q^{nf*} \end{bmatrix}. \quad (13)$$

The superscript f indicates that the quantities are filtered. The first condition in a conventional DVCC concerns the desired power flow $P_0 = P_0^*$, but this is now replaced by the current limiting condition, $I_{\text{GRID}}^2 = I_{\text{LIM}}^2$, while the actual active power is determined by grid voltages and the set current limit. Solving (13), the current references are obtained as

$$i_d^{pf*} = \frac{I_{\text{LIM}} u_d^{pf}}{D} \quad (14)$$

$$i_q^{pf*} = \frac{I_{\text{LIM}} u_q^{pf}}{D} \quad (15)$$

$$i_d^{nf*} = \frac{-I_{\text{LIM}} u_d^{nf}}{D} \quad (16)$$

$$i_q^{nf*} = \frac{-I_{\text{LIM}} u_q^{nf}}{D} \quad (17)$$

where $D = \sqrt{(u_d^{pf})^2 + (u_q^{pf})^2 + (u_d^{nf})^2 + (u_q^{nf})^2}$.

The power delivered from the energy storage to the grid is now smaller due to the decreased grid voltages and limited line currents.

Using this control structure, it is possible to eliminate dc-link voltage oscillations, as well as oscillations in active power. Unfortunately, with the current choice as in (13), it is not possible to eliminate oscillations in reactive power. On top of everything, this implies that an alternating reactive power exists

(time-varying component at twice grid frequency), although the average reactive power is equal to zero, or to another set value (Q_0).

Each coefficient in (13) corresponds to purely sinusoidal term in the stationary reference frame. When they are summed, the result is purely sinusoidal grid currents.

V. HIGH-BANDWIDTH POWER FLOW CONTROL ALGORITHM

In the DVCC_CL method, the set of (13) is not complete since reactive power oscillations (Q_{c2} and Q_{s2}) are not taken into account. The degrees of control freedom of the control, limited to i_d^{pf*} , i_q^{pf*} , i_d^{nf*} , and i_q^{nf*} , prevent any other way of annulling Q_{c2} and Q_{s2} .

In this section, we propose current references calculation based on instantaneous active and reactive power in the stationary reference frame, which allow simultaneous time-invariable active and reactive power control. In contrast to the previous control method, where the system currents were always sinusoidal, this method leads to nonsinusoidal currents.

The control strategy is based on a high-bandwidth dual-vector PI-based current controller with oscillating reference signals (DVCC_HB). The proposed control structure is similar to the one shown in Fig 5. The main difference is the absence of filters for obtaining symmetrical components in the control loops (marked with a dashed line in Fig. 5). The current reference calculation block is also different and will be explained later. There is no need for an antiresonant filter, as the newly proposed controller operates with the sum of dc and variable ac components, which are the result of unbalance. The dc-link voltage controller provides the proper power reference which is the input to the current-reference calculation block.

In order to achieve the desired active and reactive power flow control, it is necessary to calculate the appropriate current references. Expressions for active and reactive power could be given as in [45]

$$p(t) = u_\alpha i_\alpha + u_\beta i_\beta \quad (18)$$

$$q(t) = u_\beta i_\alpha - u_\alpha i_\beta. \quad (19)$$

If we supply references for active and reactive power together with grid voltages in the $\alpha\beta$ domain, grid-current references, combining the previous two equations, could be obtained as in [46]

$$i_\alpha^* = \frac{p^* u_\alpha + q^* u_\beta}{u_\alpha^2 + u_\beta^2} \quad (20)$$

$$i_\beta^* = \frac{p^* u_\beta - q^* u_\alpha}{u_\alpha^2 + u_\beta^2}. \quad (21)$$

When a voltage disturbance is sensed, current limitation is achieved by the proper setting of the active power reference

$$p^* = u_{dc} I_{dcLIM} \quad (22)$$

where u_{dc} is the dc-link voltage and I_{dcLIM} is the current limit. References i_α^* and i_β^* are transformed into the dq reference frame and supplied to the DVCC_HB (see Fig. 6).




Fig. 6. DVCC_HB. Input currents are ac values.

The DVCC_HB consists of two decoupled controllers, one for the positive sequence component (two PI regulators for d - and q -axis, respectively) and one for the negative sequence component (two PI regulators for d - and q -axis, respectively). According to (3) and Fig. 4, there are dc and ac components at the input of each controller (no filter is used). Fig. 7 shows that the dc component from the input of the PI controller i_d^p (dashed line signal) appears as an ac component at the input of the lower PI controller (solid line signal). The dc component from the input of the lower PI controller i_d^n appears as the ac component at the input of the upper PI controller. Although one PI controller, by itself, cannot track an ac reference without a steady-state error, each of the PI controllers will bring the corresponding dc component to its reference value (for example, i_d^p to i_d^{p*}). Combination of their influence in positive and negative reference frames will lead to automatically tuned both dc and ac components to their desired values.

The main advantage of the proposed solution lies in avoiding filters for obtaining the symmetrical components needed in closed control loops. Such an approach provides high control loop bandwidth, increases the system stability margin, and simplifies controller gain settings.

VI. CONTROLLER SETTINGS

A. DVCCs

In previous work, the design of DVCCs has proven to be quite challenging due to the antiresonant filter used in the feedback control loops. The consequence of using such a conventional filter is the time delay it causes, resulting in poor transient response. Apart from this, it includes a transfer function which could lead to the phase lag of a control signal.

As explained in the previous section, in the case of the DVCC_HB algorithm, we used conventional PI regulators. The system dynamics are represented by (8) and (9). By solving




Fig. 7. Operation principle of DVCC_HL.




Fig. 8. Current controller parameter settings.

them, the controller gains could easily be obtained. For example, the control loop for i_d^p current can be represented as shown in Fig. 8 containing a PI controller, VSC, and grid transfer function. The term $\omega x i_q^p - u_d^p$, where x is the grid reactance expressed in p.u., is inserted to decouple the dq axes dynamically.

The corresponding open loop transfer function is given as follows:

$$G_{OL}(s) = G_{PI}(s)G_i(s)G_g(s) = \left(K_{PI} \frac{\tau_{PI}s + 1}{\tau_{PI}s} \right) \left(\frac{1}{(T_s/2)s + 1} \right) \left(\frac{1/r}{(L/R)s + 1} \right) \quad (23)$$

where $r = R/Z_B$ is the grid resistance expressed in p.u., L is the grid inductance in absolute values, and T_s is the switching period. We chose to determine regulator parameters based on the symmetrical criterion [47]. According to this criterion, time constant τ_{PI} from (23) needs to be set to $\tau_{PI} = 4(T_s/2) = 2T_s$. Now the proportional and integral gains are obtained as

$$K_{PI} = \frac{L}{2Z_B T_s} \quad (24)$$




Fig. 9. DC-link voltage controller parameters settings.

$$K_{Ii} = \frac{K_{PI}}{\tau_{PI}} = \frac{L}{4Z_B T_s^2} \quad (25)$$

For practical implementation, the controller is transformed into a time-discrete form using bilinear transformation.

B. DC-Link Voltage Controller

DC-link voltage control ensures correct transfer of the power from the energy storage to the grid. DC link and the energy storage can be modeled as a capacitor with a current source in parallel. This control loop implements a simple PI controller, which outputs the reference for the inverter dc current (i_{inv}^*). The control structure of the dc voltage regulator is described in Fig. 9.

The open-loop transfer function of dc-link regulator is given as

$$G_{OL}(s) = G_{PI}(s)G_{ia}(s)G_{DC}(s) = \left(K_{PI} \frac{\tau_{PI} s + 1}{\tau_{PI} s} \right) \left(\frac{1}{(T_u/2)s + 1} \right) \left(\frac{1/(C \cdot Z_B)}{s} \right) \quad (26)$$

The current control loop is here approximated by a first-order delay block and it is assumed that its dynamics is an order of magnitude faster than the dc-link control-loop dynamics.

The symmetrical criterion can also be applied to the dc-link controller setup

$$K_{Pdc} = \frac{CZ_B}{2T_u} \quad (27)$$

$$K_{Idc} = \frac{K_{Pdc}}{\tau_{PI}} = \frac{CZ_B}{4T_u^2} \quad (28)$$

where T_u is the sampling period of the loop and should be set to $T_u = 8T_s$.

VII. SIMULATION RESULTS

In order to verify the control principles proposed in this paper, first a detailed model of the system was developed in MATLAB/Simulink. The system data are shown in Table I. Simulations were carried out for both control structures: DVCC_CL and DVCC_HB. The results are compared in detail. The simulation results shown in Figs. 10 and 11 illustrate the performance of a grid-connected inverter used in an energy storage application with the proposed DVCC_CL used to deal with unbalance. It is supposed that voltage dips start at about 40 ms and have a duration of 100 ms. It is a sag Type B (one phase drop, in this case, Phase b) [48] with a remaining voltage of 40%.

TABLE I
 SYSTEM DATA

Quantity	Symbol	Value	Value in p.u.
Nominal AC voltage	U_n	6 kV	1
Nominal frequency	f_n	50 Hz	
Nominal DC voltage	U_{DC}	10.8 kV	1.8 (dc)
DC link capacitance	C	2 mF	
Grid resistance	R	0.1 Ω	0.0064
Grid reactance	L	4 mH	0.08
Base impedance	Z_B	15.8 Ω	1
Switching frequency	f_s	2 kHz	
Switching period	T_s	500 μ s	




Fig. 10. Active power, reactive power, and dc-link voltage response with DVCC_CL.




Fig. 11. Grid current components' response with DVCC_CL.

It could be observed that the DVCC_CL can eliminate active power oscillations during unbalanced grid-voltage conditions. However, it is not possible to eliminate oscillations at twice the grid frequency in the reactive power, which is in accordance with the explained control method. During the disturbance, the DVCC_CL effectively limits the magnitude of the grid current to $I_{LIM} = 1.1(p.u.)$. Current limit can vary depending on the type of voltage sag and the current capability of the VSC. This is explained in detail in [15]. A lower grid voltage and a limited grid current imply a decrease in active power flow from the energy storage to the grid. The stable dc-link voltage indicates that the power transfer is correctly managed. The grid-current component response is shown in Fig. 11. It can be seen that they




Fig. 12. Active power, reactive power, and dc-link voltage response with DVCC_HB.




Fig. 13. Grid current components' response with DVCC_HB.

are dc values, which is due to the antiresonant filter employed in the feedback control loops.

The simulation results given in Figs. 12 and 13 show the DVCC_HB controller response to an unbalanced voltage sag when two of the phases have magnitudes of 50% of nominal. It should be noted that there are neither active nor reactive power oscillations during the voltage sag, in accordance with the predefined aims. The proposed control structure is also an effective way of limiting the grid current and maintaining a stable dc-link voltage. The active power is lower due to the current limitation. Fig. 13 illustrates the current components' response. It can be concluded that the current components are not sinusoidal, which is a consequence of the constant active and reactive power control. During the voltage sag, it is impossible to achieve both reactive power equal to zero and sinusoidal current waveforms, but this control structure could be used when flattened active and reactive power is required.

VIII. SYSTEM PERFORMANCE VERIFICATION USING HIL

A. HIL Emulation

In this paper, a universal ULL HIL FPGA-based platform, dedicated to PEs applications, is used [43]. The proposed platform comprises the emulator hardware and application software that supports a variety of circuit configurations. The parameters




Fig. 14. Hardware setup. HIL platform is on the right. TMS320F2812 DSP control board is on the left.

of the circuit could be easily modified by means of a circuit compiler. The circuit compiler consists of a schematic editor to describe the PE circuit to be simulated in real time and software that compiles the circuit description into instructions for the processor. An intuitive graphical user interface allows the user to set up the HIL simulation parameters, select control variables and variables to be displayed, run and stop the emulation, set up signal offsets, and change model parameters online.

B. Real-Time Implementation

The system hardware is simulated in real time on the HIL platform with a time step of $1 \mu\text{s}$, since the pulsewidth modulation (PWM) carrier frequency is 2000 Hz. The models of the PWM inverter, dc link, and grid are simulated using an HIL 400 emulator [43]. Control algorithms are realized using a control platform based on the TMS320F2812 DSP [49]. In each switching period, the DSP has to complete the following tasks:

- 1) measure the grid voltages and currents as well as the dc-link voltage;
- 2) perform analog to digital conversion of the measured data;
- 3) determine grid electrical angle using PLL robust to grid distortion;
- 4) detect voltage sag;
- 5) calculate positive and negative sequence voltages and currents (with or without antiresonant filter, depending on control strategy);
- 6) calculate current references (DVCC_CL or DVCC_HB) using (13), (20), and (21);
- 7) execute controller functions (see Fig. 6);
- 8) implement dc-link control; and
- 9) generate the SVPWM voltage and feed it to the simulator digital inputs.

The hardware and setup are shown in Fig. 14. On the right side, we can see the HIL emulator box and on the left side we can see the DSP-based controller.

The general hardware architecture of the HIL 400 emulator is shown in Fig. 15. A Xilinx FPGA Virtex 5 board is the core of the HIL platform. Communication between the FPGA board and the PC is achieved through an Ethernet link, while signals needed

for ezDSP TMS320F2812 controller are exchanged through the custom made low-latency I/O board. It provides 8 analog inputs, 16 analog outputs (AO), 32 digital inputs (DI), and 32 digital outputs. AO are used to transfer feedback signals (grid currents and voltages and dc-link voltage) to the controller and for measurement. PWM control signals are transferred from the ezDSP to the HIL platform through the DI control unit. In this way currents and voltage control loops are established.

C. HIL Experimental Results

In this section, the performance of the proposed HIL controller was verified comparing it with the simulation results shown in the previous section. Experimental results shown in Figs. 16 and 17 illustrate the performance of the DVCC_CL controller. The voltage sag is the same as simulated in MATLAB (Type B sag, one phase drop with a remaining voltage of 40%). An excellent match between simulation and HIL emulation was observed. In the steady state, the values of active and reactive power, dc-link voltages and currents are all the same as in the MATLAB/Simulink simulation. Transient responses have a similar shape but there is a slight difference caused by imperfect voltage-sag detection in the real hardware (it is impossible to detect it instantaneously) and the antiresonant filter which introduces a time delay of 5 ms and degrades the transient response.

Grid currents in the original domain are shown in Fig. 18. It can be seen that during the voltage sag, currents are unbalanced but sinusoidal. Currents are limited because of the converter protection strategy.

The DVCC_HB controller performance is described in Figs. 19 and 20. The two-phase voltage sag to 50%, as in the previous section, is employed. In this case, the transient response is improved since there is no antiresonant filter in the control loop. If we compare these diagrams with those in Figs. 10 and 11, we see a good match.

Grid currents in the original domain are shown in Fig. 21. It can be seen that during the voltage sag, currents are unbalanced and distorted. Currents are limited by the converter protection strategy.

The detailed explanations and conclusions for the diagrams obtained in Section VI are valid here also.

In order to further understand the difference between the two proposed DVCC control methods, the results of the current-harmonic analyses will be compared. The spectral content of one phase current during the voltage sag for DVCC_CL and DVCC_HB are shown in Figs. 22 and 23, respectively. Results are compared with the off-line simulation. In both cases, results are normalized comparing them with the first-order harmonic which is 100%. Total harmonic distortion (THD) for every case is also given.

The harmonic spectrum for the DVCC_CL control method (see Fig. 22) corresponds to sinusoidal grid current waveform where, apart from the first harmonic, high-order harmonics located around the PWM switching frequency (2000 Hz) and their multiples appear. Low-order harmonics are canceled due to the selected control method.




Fig. 15. HIL emulator hardware description.




Fig. 16. Active power, reactive power, and dc-link voltage response. DVCC_CL_HIL experimental results.




Fig. 19. Active power, reactive power and dc-link voltage response. DVCC_HB_HIL experimental results.




Fig. 17. Grid current components' response. DVCC_CL_HIL experimental results.




Fig. 20. Grid current components' response. DVCC_HB_HIL experimental results.




Fig. 18. Grid currents in original domain. DVCC_CL_HIL experimental results.




Fig. 21. Grid currents in original domain. High DVCC_HB_HIL experimental results.




Fig. 22. Spectra of i_a current (the worst case) and current THD. DVCC_CL_HIL experimental results.




Fig. 23. Spectra of i_a current (the worst case) and current THD. DVCC_HB_HIL experimental results.

Unlike the previous control method, in the DVCC_HB controller, unbalanced voltage sag and requirements for time-invariable active and reactive power lead to nonsinusoidal grid currents. The harmonic spectrum is shown in Fig. 23. Low-order harmonics (third, fifth, etc.) are present which leads to greater overall THD. Harmonics between 14th and 34th are not shown because their influence is negligible. Simulation and HIL results are well matched.

IX. CONCLUSION

This paper proposed two novel power flow control strategies for energy storage systems connected to a smart grid under unbalanced conditions. The algorithms were implemented on a TMS320F2812 DSP and their performance is verified by means of an HIL emulator.

Both methods bring noticeable performance improvements over solutions proposed in the literature. The DVCC_CL method introduces the possibility of limiting the inverter current in a new way under unbalanced conditions, while the DVCC_HB method introduces the simpler controller structure (which does not need a filter to extract symmetrical components) and a higher bandwidth control loop.

For the duration of voltage unbalance conditions, the DVCC_CL algorithm produces constant active power, sinusoidal phase currents albeit with oscillating reactive power, while the DVCC_HB has a nonoscillating active and reactive power and high-bandwidth control but nonsinusoidal currents.

Which of the two algorithms is better suited for actual implementation depends on the grid code requirements that are, in turn, not yet fully explicit for an unbalanced grid and also on the specific constraints imposed by the actual energy storage method.

REFERENCES

- [1] F. Li, W. Qiao, H. Sun, H. Wan, J. Wang, Y. Xia, Z. Xu, and P. Zhang, "Smart transmission grid: Vision and framework," *IEEE Trans. Smart Grid*, vol. 1, no. 2, pp. 168–177, Aug. 2010.
- [2] Y. Li and Y. W. Li, "Power management of inverter interfaced autonomous microgrid based on virtual frequency-voltage frame," *IEEE Trans. Smart Grid*, vol. 2, no. 1, pp. 30–40, Mar. 2011.
- [3] S. Bifaretti, P. Zanchetta, A. Watson, L. Tarisciotti, and J. C. Clare, "Advanced power electronic conversion and control system for universal and flexible power management," *IEEE Trans. Smart Grid*, vol. 2, no. 2, pp. 231–243, May 2011.
- [4] M. Moschakis, A. Kladas, and N. Hatzigiorgiou, "A voltage source converter model for exchanging active and reactive power with a distribution network," *J. Mater. Process. Technol.*, vol. 161, no. 1–2, pp. 128–135, Apr. 2005.
- [5] *IEEE Guide for Smart Grid Interoperability of Energy Technology and Information Technology Operation with the electric Power System and End-Use Applications and Loads*, IEEE Standard P2030.1., Sep. 10, 2011.
- [6] *IEEE Guide for the Interoperability of Energy Storage Systems Integrated with the Electric Power Infrastructure*, IEEE Standard P2030.2., 2011.
- [7] W. Kramer, S. Chakraborty, B. Kroposki, and H. Thomas, "Advanced power electronic interface for distributed energy systems," Nat. Renew. Energy Lab., Cambridge, MA, Rep. NREL/Tp-581-42672, vol. 1, 2008.
- [8] M. Bragard, N. Soltan, S. Thomas, and R. W. De Doncker, "The balance of renewable sources and user demands in grids: Power electronics for modular battery energy storage systems," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 3049–3056, Dec. 2010.
- [9] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. P. Guisado, M. A. Prats, J. I. Leon, and N. M. Alfonso, "Power-electronic systems for the grid integration of renewable energy sources: A survey," *IEEE Trans. Power Electron.*, vol. 53, no. 4, pp. 1002–1016, Aug. 2006.
- [10] A. Roscoe, S. Finney, and G. M. Burt, "Tradeoffs between AC power quality and DC bus ripple for 3-phase 3-wire inverter-connected devices within microgrids," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 674–688, Mar. 2011.
- [11] O. Bellmunt, A. Ferre, A. Sumper, and J. Jane, "Ride-through control of a doubly fed induction generator under unbalanced voltage sags," *IEEE Trans. Energy Convers.*, vol. 23, no. 4, pp. 1036–1045, Dec. 2008.
- [12] H. Song and K. Nam, "Dual current control scheme for PWM converter under unbalanced input voltage conditions," *IEEE Trans. Ind. Electron.*, vol. 46, no. 5, pp. 953–959, Oct. 1999.
- [13] G. Saccomando, J. Svensson, and A. Sannino, "Improving voltage disturbances rejection for variable-speed wind turbines," *IEEE Trans. Energy Convers.*, vol. 17, no. 3, pp. 422–428, Sep. 2002.
- [14] Z. Ivanovic, M. Vekic, S. Grabic, and V. Katic, "Control of multilevel converter driving variable speed wind turbine in case of grid disturbances," in *Proc. 12th Int. Power Electron. Motion Control Conf.*, Portoroz, Slovenia, Aug./Sep. 2006, pp. 1569–1573.
- [15] C. Ng and L. Ran, "Unbalanced-grid-fault ride-through control for a wind turbine inverter," *IEEE Trans. Ind. Appl.*, vol. 44, no. 3, pp. 845–856, May/Jun. 2008.
- [16] Y. Suh, Y. Go, and D. Rho, "A comparative study on control algorithm for active front-end rectifier of large motor drives under unbalanced input," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1419–1431, May/Jun. 2011.
- [17] Y. Suh and T. Lipo, "Control scheme in hybrid synchronous stationary reference frame for PWM AC/DC converter under generalized unbalanced operating conditions," *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp. 825–835, May/Jun. 2006.
- [18] F. Wang, J. L. Duarte, and M. Hendrix, "Pliant active and reactive power control for grid interactive converters under unbalanced voltage dips," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1511–1521, May. 2011.
- [19] P. Rodriguez, A. Timbus, R. Teodorescu, M. Liserre, and F. Blaabjerg, "Flexible active power control of distributed power generation systems during grid faults," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2583–2592, Oct. 2007.

- [20] J. Hu and Y. He, "Modeling and control of grid-connected voltage-sourced converters under generalized unbalanced operating conditions," *IEEE Trans. Energy Convers.*, vol. 23, no. 3, pp. 903–913, Sep. 2008.
- [21] M. Castilla, J. Miret, J. L. Sosa, J. Matas, and L. G. Vicuna, "Grid-fault control scheme for three-phase photovoltaic inverters with adjustable power quality characteristics," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 2930–2940, Dec. 2010.
- [22] A. J. Ferre, O. G. Bellmunt, T. C. Green, and D. E. Soto-Sanchez, "Current control reference calculation issues for the operation of renewable source grid interface VSCs under unbalanced voltage sags," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3744–3753, Dec. 2011.
- [23] S. Alepuz, S. Monge, J. Bordonau, J. Velasco, C. Silva, J. Pontt, and J. Rodriguez, "Control strategies based on symmetrical components for grid-connected converters under voltage dips," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2162–2173, Jun. 2009.
- [24] S. Vukosavic and M. Stojic, "Suppression of torsional oscillations in a high-performance speed servo drive," *IEEE Trans. Ind. Electron.*, vol. 45, no. 1, pp. 108–117, Feb. 1998.
- [25] D. Zmood and D. Holmes, "Stationary frame current regulator of PWM inverters with zero steady-state error," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 814–822, May. 2003.
- [26] G. Abad, M. A. Rodriguez, G. Iwanski, and J. Poza, "Direct power control of doubly-fed-induction-generator-based wind turbines under unbalanced grid voltage," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 442–452, Feb. 2010.
- [27] X. Guo and W. Wu, "Improved current regulation of three-phase grid-connected voltage source inverter for distributed generation systems," *IET Renew. Power Generat.*, vol. 4, no. 2, pp. 101–115, Sep. 2009.
- [28] W. Li, G. Joos, and J. Belanger, "Real-time simulation of a wind turbine generator coupled with a battery supercapacitor energy storage system," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1137–1145, Apr. 2010.
- [29] J. H. Jeon, J. Y. Kim, H. M. Kim, S. K. Kim, C. Cho, J. M. Kim, J. B. Ahn, and K. Y. Nam, "Development of hardware in-the-loop simulation for testing operation and control functions of microgrid," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 2919–2929, Dec. 2010.
- [30] A.-L. Allégre, A. Bouscayrol, J.-N. Verhille, P. Delarue, E. Chattot, and S. El-Fassi, "Reduced-scale-power hardware-in-the-loop simulation of an innovative subway," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1175–1185, Apr. 2010.
- [31] M. O. Faruque and V. Dinavahi, "Hardware-in-the-loop simulation of power electronic systems using adaptive discretization," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1146–1158, Apr. 2010.
- [32] R. Champagne, L.-A. Dessaint, H. Fortin-Blanchette, and G. Sybille, "Analysis and validation of a real-time AC drive simulator," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 336–345, Mar. 2004.
- [33] B. De Kelper, L. Dessaint, K. Al-Haddad, and H. Nakra, "A comprehensive approach to fixed-step simulation of switched circuits," *IEEE Trans. Power Electron.*, vol. 17, no. 2, pp. 216–224, Mar. 2002.
- [34] S. Lentijo, S. D'Arco, and A. Monti, "Comparing the dynamic performances of power hardware in the loop interfaces," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1195–1208, Apr. 2010.
- [35] M. Harakawa, H. Yamasaki, T. Nagano, S. Abourida, C. Dufour, and J. Belanger, "Real-time simulation of a complete PMSM drive at 10 μ s time step," in *Proc. 5th Int. Power Electron. Conf.*, Niigata, Japan, 2005, pp. 1007–1010.
- [36] G. Lienhart, D. Gembris, and R. Männer, "Perspectives for the use of field programmable gate arrays for finite element computations," in *Proc. COMSOL Conf.*, Frankfurt, Germany, 2005, pp. 1–6.
- [37] R. Ruelland, G. Gateau, T. A. Meynard, and J. C. Hapiot, "Design of FPGA-based emulator for series multicell converters using co-simulation tools," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 455–463, Jan. 2003.
- [38] A. Myaing and V. Dinavahi, "FPGA-based real-time emulation of power electronics systems with detailed representation of device characteristics," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 358–368, Jan. 2011.
- [39] S. Karimi, P. Poure, and S. Saadate, "An HIL-based reconfigurable platform for design, implementation, and verification of electrical system digital controllers," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1226–1236, Apr. 2010.
- [40] E. Monmasson and M. M. Cirstea, "FPGA design methodology for industrial control systems: A review," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 1824–1842, Aug. 2007.
- [41] E. Monmasson, L. Idkhajine, and M. W. Naouar, "FPGA-based controllers," *IEEE Ind. Electron. Mag.*, vol. 5, no. 1, pp. 14–26, Mar. 2011.
- [42] Y. Chen and V. Dinavahi, "An iterative real-time nonlinear electromagnetic transient solver on FPGA," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2547–2555, Jun. 2011.
- [43] D. Majstorovic, I. Celanovic, N. Teslic, N. Celanovic, and V. Katic, "Ultra-low latency hardware-in-the-loop platform for rapid validation of power electronics designs," *IEEE Trans. Ind. Electron.*, vol. 58, no. 10, pp. 4708–4716, Oct. 2011.
- [44] M. O. Faruque, V. Dinavahi, and X. Wilsun, "Algorithms for the accounting of multiple switching events in digital simulation of power-electronic-systems," *IEEE Trans. Power Del.*, vol. 20, no. 2, pp. 1157–1167, Apr. 2005.
- [45] H. Kim, F. Blaabjerg, B. Bak-Jensen, and J. Choi, "Instantaneous power compensation in three-phase systems by using p-q-r theory," *IEEE Trans. Power Electron.*, vol. 17, no. 5, pp. 701–710, Sep. 2002.
- [46] R. Leidhold, G. Garcia, and M. Valla, "Induction generator controller based on instantaneous reactive power theory," *IEEE Trans. Energy Convers.*, vol. 17, no. 3, pp. 368–373, Sep. 2002.
- [47] M. P. Kazmierkowski, *Automatic Control of Converter-Fed Drives*. Amsterdam, The Netherlands: Elsevier, 1994.
- [48] F. Magueed, A. Sannino, and J. Svensson, "Transient performance of voltage source converter under unbalanced voltage dips," in *Proc. 35th IEEE Power Electron. Spec. Conf.*, Aachen, Germany, Jun. 2004, pp. 1163–1168.
- [49] *TMS320F2812 Data Manual*, Texas Instrum. Inc., Dallas, Tech. Rep. SPRS1740, 2007.



Zoran R. Ivanović (M'06) received the Dipl.-Ing. and M.S. degrees in electrical engineering from the Faculty of Technical Sciences, University of Novi Sad, Novi Sad, Serbia, in 2005 and 2007, respectively, where he has been working toward the Ph.D. degree in the Department of Power Electronics and Electrical Machines since 2007.

Since 2005, he has been with the Faculty of Technical Sciences, University of Novi Sad. His current interests are in the field of hardware-in-the-loop simulations, control of power electronics converters, and

renewable energy systems.



Evgenije M. Adžić (M'07) received the Dipl.-Ing. and M.S. degrees in electrical engineering from the Faculty of Technical Sciences, University of Novi Sad, Novi Sad, Serbia, in 2005 and 2007, respectively.

He is currently with the Faculty of Technical Sciences, University of Novi Sad, where he is a Teaching and Research Assistant with the Department of Power Electronics and Electrical Machines. His research interests are in the areas of power electronics, motor control, and renewable energy sources.



Marko S. Vekić (M'06) received the Dipl.-Ing. and M.S. degrees in electrical engineering from the Faculty of Technical Sciences, University of Novi Sad, Novi Sad, Serbia, in 2005 and 2007, respectively, where he has been working toward the Ph.D. degree in the Department of Power Electronics and Converters since 2007.

Since 2005, he has been with the Faculty of Technical Sciences, University of Novi Sad, Serbia. His research fields of interest are hardware-in-the-loop simulations and control of power electronics

converters.



Stevan U. Grabić (M'03) received the Dipl.-Ing., M.S., and Ph.D. degrees in electrical engineering from the Faculty of Technical Sciences, University of Novi Sad, Novi Sad, Serbia, in 1997, 2004, and 2011, respectively.

He is currently with the Department of Power Electronics and Electrical Machines, University of Novi Sad. His current research interests are in the field of motor drives, control of power electronics converters, and renewable energy sources.



Nikola L. Čelanović (M'95) received the B.S. degree in electrical engineering from the University of Novi Sad, Novi Sad, Serbia, in 1995, the M.S. degree in mechanical engineering from Vanderbilt University, Nashville, TN, in 1996, and the Ph.D. degree from Virginia Polytechnic Institute and State University, Blacksburg, in 2000.

From 2000 to 2005, he was with the ABB Research Centre in Baden-Dättwil, Switzerland and from 2005 to 2008 with ABB Drives Development Department, Turgi, Switzerland. Since 2008, he has been with

Typhoon HIL, Baden, Switzerland. He is an Assistant Professor with the Department of Power Electronics and Motor Drives, University of Novi Sad. His current research interests include the ultralow latency modeling of power electronics and motor drives.



Vladimir A. Katić (S'90–M'92–SM'00) received the B.Sc. degree from the University of Novi Sad, Novi Sad, Serbia, in 1978, and the M.Sc. and Ph.D. degrees from the University of Belgrade, Belgrade, Serbia, in 1981 and 1991, respectively, all in electrical engineering.

Since 1978, he has been with the Faculty of Technical Sciences, University of Novi Sad, where he is currently a Full Professor. Since 1991, he has been the Head of Power Electronics and Converters Group. His main research interests include power electronics converters, power quality, renewable energy sources, and standardization in electrical engineering.

Dr. Katić was the Chair of the IEEE Serbia and Montenegro Section from 2006 to 2010. He is the Chairman of the Serbian IEEE Joint Chapter of the Industrial Electronics/Power Electronics/Industry.